

Low-Voltage, Dual Hot-Swap Controllers/Power Sequencers

General Description

The MAX5904-MAX5909 +1V to +13.2V dual hot-swap controllers provide complete protection for dual-supply systems. They allow the safe insertion and removal of circuit cards into live backplanes.

The discharged filter capacitors of the circuit card provide low impedance to the live backplane. High inrush currents from the backplane to the circuit card can burn up connectors and components, or momentarily collapse the backplane power supply leading to a system reset. The MAX5904 family of hot-swap controllers prevents such problems by gradually ramping up the output voltage and regulating the current to a preset limit when the board is plugged in, allowing the system to stabilize safely. After the startup cycle is completed, two on-chip comparators provide VariableSpeed/BiLevel™ protection against short-circuit and overcurrent faults, as well as immunity against system noise and load transients. In the event of a fault condition, the load is disconnected. The MAX5905/MAX5907/MAX5909 must be unlatched after a fault, and the MAX5904/MAX5906/MAX5908 automatically restart after a fault.

The MAX5904 family offers a variety of options to reduce component count and design time. All devices integrate an on-board charge pump to drive the gates of low-cost, external N-channel MOSFETs. The devices offer integrated features like startup current regulation and current glitch protection to eliminate external timing resistors and capacitors. The MAX5906-MAX5909 provide an opendrain status output, an adjustable startup timer, an adjustable current limit, an uncommitted comparator, and output undervoltage/overvoltage monitoring.

The MAX5904/MAX5905 are available in 8-pin SO packages. The MAX5906-MAX5909 are available in spacesaving 16-pin QSOP packages. All devices are specified over the extended temperature range, -40°C to +85°C.

Applications

Basestation Line Cards

Network Switches or Routers

Solid-State Circuit Breaker

Power-Supply Sequencing

Hot Plug-In Daughter Cards

RAID

Portable Computer Device Bays

VariableSpeed/BiLevel is a trademark of Maxim Integrated Products, Inc.

Selector Guide and Typical Operating Circuits appear at end of data sheet.

Features


MAX5904-MAX5909

- ♦ Safe Hot Swap for +1V to +13.2V Power Supplies
- ♦ Low 25mV Default Current-Limit Threshold
- **♦ Internal Charge Pumps Generate N-Channel MOSFET Gate Drives**
- ♦ Inrush Current Regulated at Startup
- ♦ Circuit Breaker Function
- ♦ Adjustable Circuit Breaker/Current-Limit **Threshold**
- ♦ VariableSpeed/BiLevel Circuit-Breaker Response
- ♦ Auto-Retry or Latched Fault Management
- ♦ On/Off Sequence Programming
- ♦ Status Output Indicates Fault/Safe Condition
- ♦ Output Undervoltage and Overvoltage Monitoring and/or Protection

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX5904ESA	-40°C to +85°C	8 SO
MAX5905ESA	-40°C to +85°C	8 SO
MAX5906EEE	-40°C to +85°C	16 QSOP
MAX5907EEE	-40°C to +85°C	16 QSOP
MAX5908EEE	-40°C to +85°C	16 QSOP
MAX5909EEE	-40°C to +85°C	16 QSOP

Pin Configurations



ABSOLUTE MAXIMUM RATINGS

IN to GND	+14V
	+0.3V to $(V_{IN} + 6.2V)$
ON, PGOOD, COMP+, COMPC	OUT, TIM to GND0.3V to the
higher o	of $(V_{IN1} + 0.3V)$ and $(V_{IN2} + 0.3V)$
SENSE_, MON_, LIM_ to GND	0.3V to (V _{IN} _ + 0.3V)
Current into Any Pin	+50mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
8-Pin Narrow SO (derate 5.9mW/°C above +70	°C)471mW
16-Pin QSOP (derate 8.3mW/°C above +70°C)	667mW
Operating Temperature Range	-40°C to +85°C
Storage Temperature Range6	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{IN}$ = +1V to +13.2V provided at least one supply is higher than +2.7V, V_{ON} = +2.7V, T_{A} = -40°C to +85°C, unless otherwise noted. Typical values are at V_{IN1} = +5V, V_{IN2} = +3.3V, and T_{A} = +25°C.) (Note 1)

V_{IN}	Other $V_{IN} = +2.7V$		1.0		13.2	V
I _{IN}	I _{IN1} + I _{IN2}			1.2	2.3	mA
	MAX5904/MAX5905	$T_A = +25^{\circ}C$	22.5	25	27.5	
Va. 2 = 1		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	20.5		27.5	mV
VSC, IH	MAYEOOG MAYEOOO	LIM = GND	22.5	25	27.5	IIIV
	IVIAAD906-IVIAAD909	$R_{LIM} = 300k\Omega$	80	100	125	
to o.p.	1mV overdrive			3		ms
ISCD	50mV overdrive			110		μs
V _{SU,TH}	V _{IN} V _{SENSE} _; during	startup	2	2 x Vsc, ti	1	\ /
$V_{FC,TH}$	V _{IN} V _{SENSE} _; norma	l operation			1	mV
tFCD	10mV overdrive, from o	overload condition		260		ns
I _B SEN	V _{SEN} _ = V _{IN} _			0.03	6	μΑ
	$R_{TIM} = 100k\Omega$		8	10.8	13.6	
^t START	$R_{TIM} = 4k\Omega$ (minimum value)		0.35	0.45	0.55	
	TIM floating for MAX5906–MAX5909 fixed for MAX5904/MAX5905		5	9	14	ms
	Charging, V _{GATE} = +5 (Note 5)	V, V _{IN} = +10V	80	100	130	μΑ
IGATE	Weak discharge, during startup when current limit is active or when 0.4V < V _{ON} < 0.8V			100		μΑ
	Strong discharge, triggered by a fault or when VON < 0.4V			3		mA
V _{DRIVE}	VGATE VIN_, IGATE_ < 1µA		4.8	5.4	5.8	V
\/	Low to high		0.375	0.4	0.425	V
VONFP,TH	Hysteresis			25		mV
	VSC,TH tscd Vsu,TH VFC,TH tFCD IB SEN tstart	VSC,TH	$VSC,TH \begin{tabular}{ l l l l l l l l l l l l l l l l l l l$	$VSC,TH = \frac{IIN1 + IIN2}{IMAX5904/MAX5905} = \frac{TA = +25^{\circ}C}{TA = -40^{\circ}C \text{ to } +85^{\circ}C} = \frac{22.5}{20.5}$ $\frac{IMV \text{ overdrive}}{IMAX5906-MAX5909} = \frac{IIM = \text{GND}}{RLIM = 300\text{k}\Omega} = \frac{22.5}{80}$ $\frac{ImV \text{ overdrive}}{S0mV \text{ overdrive}} = \frac{22.5}{RLIM} = \frac{300\text{k}\Omega}{80} = \frac{80}{80}$ $\frac{VSU,TH}{VIN_{-}} = VSENSE_{-}; \text{ during startup}}{VSENSE_{-}; \text{ normal operation}} = \frac{22.5}{80}$ $\frac{VFC,TH}{VIN_{-}} = VSENSE_{-}; \text{ normal operation}}{VSEN_{-}} = \frac{22.5}{RLIM} = $	$V_{SC,TH} = \frac{\text{MAX5904/MAX5905}}{\text{MAX5906-MAX5909}} = \frac{\text{TA} = +25^{\circ}\text{C}}{\text{TA} = -40^{\circ}\text{C to} +85^{\circ}\text{C}} = 22.5 - 25}{\text{EIM} = 300\text{k}\Omega} = 300\text{k}\Omega = 300\text{k}\Omega$ $V_{SC,TH} = \frac{1\text{mV overdrive}}{50\text{mV overdrive}} = \frac{3}{110}$ $V_{SU,TH} = \frac{100\text{k}\Omega}{\text{VIN}_{-} + \text{VSENSE}_{-}}; \text{ formal operation}} = \frac{2 \times \text{VSC}_{-}}{4 \times \text{VSC}_{-}};$ $V_{FC,TH} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSENSE}_{-}}; \text{ normal operation}} = \frac{260\text{mV}}{4 \times \text{VSC}_{-}};$ $V_{FC,TH} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}};$ $V_{FC,TH} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}} = \frac{100\text{mV overdrive}}{\text{VSEN}_{-}};$ $V_{FC,TH} = 100$	$VSC,TH = \begin{array}{ c c c c c }\hline I_{IN} & I_{IN1} + I_{IN2} & 1.2 & 2.3 \\ \hline & & & & & & & & & & & & & & & & & &$

ELECTRICAL CHARACTERISTICS (continued)


 $(V_{IN} = +1V \text{ to } +13.2V \text{ provided at least one supply is higher than } +2.7V, V_{ON} = +2.7V, T_A = -40^{\circ}\text{C}$ to +85°C, unless otherwise noted. Typical values are at $V_{IN1} = +5V$, $V_{IN2} = +3.3V$, and $T_A = +25^{\circ}\text{C}$.) (Note 1)

PARAMETER	SYMBOL	COND	ITIONS	MIN	TYP	MAX	UNITS
	.,	Low to high Hysteresis		0.80	0.825	0.85	V
Channel 1 ON Threshold	VON1,TH				25		mV
	V	Low to high		1.95	2.025	2.07	V
Channel 2 ON Threshold	V _{ON2,TH}	Hysteresis			25		mV
ON Propagation Delay	ton	10mV overdrive			50		μs
			V _{ON} < 4.5V		0.03		
ON Input Bias Current	I _{BON}	$V_{IN1} = V_{IN2} = +13.2V$	V _{ON} > 4.5V		100		μΑ
			V _{ON} = 4V		0.03	1	
ON Pulse Width Low	tunlatch	To unlatch after a latch	ed fault	100			μs
DIGITAL OUTPUT (PGOOD)	•						
Output Leakage Current		V _{PGOOD} = 13.2V				1	μΑ
Output Voltage Low	VoL	ISINK = 1mA				0.4	V
PGOOD Delay	tpgdly	After tstart, MON_ = \	VIN_		0.75		ms
OUTPUT VOLTAGE MONITORS	(MON1, MON	N2)					
MONI T. T. I.I.	.,,	Overvoltage		657	687	707	
MON_ Trip Threshold V _N	VMON_	MON_ Undervoltage		513	543	563	mV
MON_ Glitch Filter		Ü			20		μs
MON_ Input Bias Current		$V_{MON} = 600 \text{mV}$			0.03		μΑ
UNDERVOLTAGE LOCKOUT (U	IVLO)						
UVLO Threshold	V _U VLO	Startup is initiated when by V _{IN1} or V _{IN2} , V _{ON} > 0		2.1	2.4	2.67	V
		Hysteresis			100		mV
UVLO Glitch Filter Reset Time		V _{IN} _ = 0, to unlatch aft	er a fault	100			μs
UVLO to Startup Delay	t _{D,UVLO}	V _{IN} _ step from 0 to 2.8	V	20	37.5	60	ms
SHUTDOWN RESTART	•						
Auto-Retry Delay	t _{RETRY}	Delay time to restart after a fault shutdown MAX5904/MAX5906/MAX5908			64 x tstaf	Т	ms
UNCOMMITTED COMPARATOR	₹			u.			
	.,	Low to high		1.206	1.236	1.266	V
INC+ Trip Threshold Voltage	V _{C,TH}	Hysteresis			10		mV
Propagation Delay		10mV overdrive			50		μs
OUTC Voltage Low	Vol	I _{SINK} = 1mA				0.4	V
INC+ Bias Current		$V_{INC+} = 5V$			0.02	1	μΑ
OUTC Leakage Current	loutc	V _{OUTC} = 13.2V			0.02	1	μA

- Note 1: Limits are 100% tested at $T_A = +25$ °C and +85°C. Limits at -40° are guaranteed by characterization but are not production tested.
- Note 2 The MAX5906–MAX5909 slow-comparator threshold is adjustable. V_{SC,TH} = R_{LIM} x 0.25μA + 25mV (see *Typical Operating Characteristics*).
- **Note 3:** The current-limit slow-comparator response time is weighted against the amount of overcurrent; the higher the overcurrent condition, the faster the response time. See *Typical Operating Characteristics*.
- **Note 4:** The startup period (tsTART) is the time during which the slow comparator is ignored and the device acts as a current limiter by regulating the sense current with the fast comparator. See the *Startup Period* section.
- Note 5: The current available at GATE is a function of V_{GATE} (see *Typical Operating Characteristics*).


Typical Operating Characteristics


(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L, V_{IN1} = +5V, V_{IN2} = +3.3V, T_A = +25°C, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y.)





Typical Operating Characteristics (continued)


(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L, V_{IN1} = +5V, V_{IN2} = +3.3V, T_A = +25°C, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y.)






















 $V_{IN} = 5.0V$, $R_{SENSE} = 10m\Omega$, $R_{TIM} = 27k\Omega$, $C_{BOARD} = 1000\mu$ F

Typical Operating Characteristics (continued)

(Typical Operating Circuits, Q1 = Q2 = Fairchild FDB7090L, V_{IN1} = +5V, V_{IN2} = +3.3V, T_A = +25°C, unless otherwise noted. Channels 1 and 2 are identical in performance. Where characteristics are interchangeable, channels 1 and 2 are referred to as X and Y.)





 $V_{\text{IN}} = 5.0\text{V}$, $R_{\text{SENSE}} = 10\text{m}\Omega$, $R_{\text{TIM}} = 47\text{k}\Omega$, $C_{\text{BOARD}} = 1000\mu\text{F}$, $R_{\text{BOARD}} = 1.4\Omega$

Pin Description

P	PIN				
MAX5904/ MAX5905	MAX5906- MAX5909	NAME	FUNCTION		
_	1	PGOOD	Open-Drain Status Output. High impedance when startup is complete and no faults are detected. Actively held low during startup and when a fault is detected.		
_	2	TIM	Startup Timer Setting. Connect a resistor from TIM to GND to set the startup period. Leave TIM unconnected for the default startup period of 9ms.		
1	3	IN1	Channel 1 Supply Input. Connect to a supply voltage from 1V to 13.2V.		
2	4	SENSE1	Channel 1 Current-Sense Input. Connect R _{SENSE1} from IN1 to SENSE1.		
3	5	GATE1	Channel 1 Gate-Drive Output. Connect to gate of external N-channel MOSFET.		
4	6	GND	Ground		
_	7	LIM1	Channel 1 Current-Limit Setting. Connect a resistor from LIM1 to GND to set current-trip level. Connect to GND for the default 25mV threshold.		
_	8	MON1	Channel 1 Output Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT1 to GND to set the channel 1 overvoltage and undervoltage thresholds. Connect to IN1 to disable.		
_	9	MON2	Channel 2 Output Voltage Monitor. Window comparator input. Connect through a resistive-divider from OUT2 to ground to set the channel 2 overvoltage and undervoltage thresholds. Connect to IN2 to disable.		

Pin Description (continued)

Р	IN		
MAX5904/ MAX5905	MAX5906- MAX5909	NAME	FUNCTION
_	10	LIM2	Channel 2 Current-Limit Setting. Connect a resistor from LIM2 to GND to set current-trip level. Connect to GND for the default 25mV threshold.
5	11	ON	On Comparator Input
6	12	GATE2 Channel 2 Gate-Drive Output. Connect to gate of external I MOSFET.	
7	13	SENSE2	Channel 2 Current-Sense Input. Connect R _{SENSE2} from IN2 to SENSE2.
8	14	IN2	Channel 2 Supply Input. Connect to a supply voltage from 1V to 13.2V.
_	15	INC+	Uncommitted Comparator Noninverting Input
_	16	OUTC	Uncommitted Comparator Open-Drain Output. Actively held low when V _{INC+} is less than 1.236V.

Detailed Description

The MAX5904–MAX5909 are circuit breaker ICs for hot-swap applications where a line card is inserted into a live backplane. Normally, when a line card is plugged into a live backplane, the card's discharged filter capacitors provide low impedance that can momentarily cause the main power supply to collapse. The MAX5904–MAX5909 reside either on the backplane or on the removable card to provide inrush current limiting and short-circuit protection. This is achieved by using external N-channel MOSFETs, external current-sense resistors, and two on-chip comparators. Figure 1 shows the MAX5906–MAX5909 functional diagram.

The MAX5904/MAX5905 have a fixed startup period and current-limit threshold. The startup period and current-limit threshold of the MAX5906–MAX5909 can be adjusted with external resistors.

Startup Period

RTIM sets the duration of the startup period for the MAX5906–MAX5909 from 0.4ms to 50ms (see the Setting the Startup Period section). The duration of the startup period is fixed at 9ms for the MAX5904/MAX5905. The startup period begins after the following three conditions are met:

- V_{IN1} or V_{IN2} exceeds the UVLO threshold (2.4V) for the UVLO to startup delay (37.5ms).
- 2) VON exceeds the channel 1 ON threshold (0.825V).
- 3) The device is not latched or in its auto-retry delay. (See Latched and Auto-Retry Fault Management.)

The MAX5904–MAX5909 limit the load current if an overcurrent fault occurs during startup. The slow comparator is disabled during the startup period and the load current can be limited in two ways:

- Slowly enhancing the MOSFETs by limiting the MOSFET gate charging current
- Limiting the voltage across the external currentsense resistor.

During the startup period the gate drive current is typically $100\mu A$ and decreases with the increase of the gate voltage (see *Typical Operating Characteristics*). This allows the controller to slowly enhance the MOSFETs. If the fast comparator detects an overcurrent, the MAX5904–MAX5909 regulate the gate voltage to ensure that the voltage across the sense resistor does not exceed VSU,TH. This effectively regulates the inrush current during startup. Figure 2 shows the startup waveforms. PGOOD goes high impedance 0.75ms after the startup period if no fault condition is present.

VariableSpeed/BiLevel Fault Protection

VariableSpeed/BiLevel fault protection incorporates two comparators with different thresholds and response times to monitor the load current (Figure 3). During the startup period, protection is provided by limiting the load current. Protection is provided in normal operation (after the startup period has expired) by discharging both MOSFET gates with a strong 3mA pulldown current in response to a fault condition. After a fault, PGOOD is pulled low, the MAX5905/MAX5907/




Figure 1. MAX5906-MAX5909 Functional Diagram




Figure 2. Startup Waveforms

MAX5909 stay latched off and the MAX5904/MAX5906/MAX5908 automatically restart.

Slow Comparator Startup Period

The slow comparator is disabled during the startup period while the external MOSFETs are turning on. Disabling the slow comparator allows the device to ignore the higher-than-normal inrush current charging the board capacitors when a card is first plugged into a live backplane.

Slow Comparator Normal Operation

After the startup period is complete the slow comparator is enabled and the device enters normal operation. The comparator threshold voltage (VSC,TH) is fixed at 25mV for the MAX5904/MAX5905 and is adjustable from 25mV to 100mV for the MAX5906–MAX5909. The slow comparator response time decreases to a minimum of 110µs with a large overdrive voltage (Figure 3). Response time is 3ms for a 1mV overdrive. The variable speed response time allows the MAX5904–MAX5909 to ignore low-amplitude momentary glitches, thus increasing system noise immunity. After an extended overcurrent condition, a fault is generated, PGOOD is pulled low, and the MOSFET gates are discharged with a strong 3mA pulldown current.




Figure 3. VariableSpeed/BiLevel Response

Fast Comparator Startup Period

During the startup period the fast comparator regulates the gate voltage to ensure that the voltage across the sense resistor does not exceed V_{SU,TH}. The startup fast-comparator threshold voltage (V_{SU,TH}) is scaled to two times the slow-comparator threshold (V_{SC,TH}).

Fast Comparator Normal Operation

In normal operation, if the load current reaches the fast-comparator threshold, a fault is generated, PGOOD is pulled low, and the MOSFET gates are discharged with a strong 3mA pulldown current. This happens in the event of a serious current overload or a dead short. The fast-comparator threshold voltage (VFC,TH) is scaled to four times the slow-comparator threshold (VSC,TH). This comparator has a fast response time of 260ns (Figure 3).

Undervoltage Lockout (UVLO)

The undervoltage lockout prevents the MAX5904–MAX5909 from turning on the external MOSFETs until one input voltage exceeds the UVLO threshold (2.4V) for tD,UVLO. The MAX5904–MAX5909 use power from the higher input voltage rail for the charge pumps. This allows for more efficient charge-pump operation. The UVLO protects the external MOSFETs from an insufficient gate drive voltage. tD,UVLO ensures that the board is fully inserted into the backplane and that the input

voltages are stable. Any input voltage transient on **both** supplies below the UVLO threshold will reinitiate the tp.uvLo and the startup period.

Latched and Auto-Retry Fault Management

The MAX5905/MAX5907/MAX5909 latch the external MOSFETs off when a fault is detected. Toggling ON below 0.4V or one of the supply voltages below the UVLO threshold for at least 100µs clears the fault latch and reinitiates the startup period. Similarly, the MAX5904/MAX5906/MAX5908 turn the external MOSFETs off when a fault is detected then automatically restart after the auto-retry delay that is internally set to 64 times tstart. During the auto-retry delay, toggling ON below 0.4V does not clear the fault. The auto-retry can be overridden causing the startup period to begin immediately by toggling one of the supply voltages below the UVLO threshold.

Output Voltage Monitor

The MAX5905-MAX5909 monitor the output voltages with the MON1 and MON2 window comparator inputs. These voltage monitors are enabled after the startup period. Once enabled, the voltage monitor detects a fault if V_{MON}_ is less than 543mV or greater than 687mV. If an output voltage fault is detected PGOOD pulls low. When the MAX5906/MAX5907 detect an output voltage fault on either MON1 or MON2, the fault is latched and both external MOSFET gates are discharged at 3mA. When the MAX5908/MAX5909 detect an output voltage fault the external MOSFET gates are not affected. The MAX5908/MAX5909 PGOOD goes high impedance when the output voltage fault is removed. The voltage monitors do not react to output glitches of less than 20µs. A capacitor from MON_ to GND increases the effective glitch filter time. Connect MON1 to IN1 and MON2 to IN2 to disable the output voltage monitors.

Status Output (PGOOD)

The status output is an open-drain output that pulls low in response to one of the following conditions:

- Forced off (ON < 0.8V)
- Overcurrent fault
- Output voltage fault

PGOOD goes high impedance 0.75ms after the device enters normal operation and no faults are present (Table 1).

Applications Information

Component Selection

N-Channel MOSFET

Select the external MOSFETs according to the application's current levels. Table 2 lists some recommended components. The MOSFET's on-resistance (RDS(ON)) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. High RDS(ON) causes output ripple if there is a pulsating load. Determine the device power rating to accommodate a short-circuit condition on the board at startup and when the device is in automatic-retry mode (see MOSFET Thermal Considerations).

Using the MAX5905/MAX5907/MAX5909 in latched mode allows the use of MOSFETs with lower power ratings. A MOSFET typically withstands single-shot pulses with higher dissipation than the specified package rating. Table 3 lists some recommended manufacturers and components.

Sense Resistor

The slow-comparator threshold voltage is set at 25mV for the MAX5904/MAX5905 and is adjustable from 25mV to 100mV for the MAX5906–MAX5909. Select a sense resistor that causes a drop equal to the slow-comparator threshold voltage at a current level above

Table 1. Status Output Truth Table

DEVICE IN UVLO DELAY PERIOD	DEVICE IN STARTUP PERIOD	ON	OVERCURRENT FAULT	OVER/UNDER- VOLTAGE FAULT	PART IN RETRY-TIMEOUT PERIOD OR LATCHED OFF	PGOOD
Yes	X	Х	X	X	X	Low
Х	Yes	Х	X	X	X	Low
Х	X	Low	X	X	X	Low
X	X	Χ	Yes	Χ	X	Low
Х	X	Х	X	Yes	X	Low
X	X	Χ	X	Χ	Yes	Low
No	No	High	No	No	No	High-Z

X = don't care

Table 2. Recommended N-Channel MOSFETs

PART NUMBER	MANUFACTURER	DESCRIPTION
IRF7413		11m Ω , 8 SO, 30V
IRF7401	International Rectifier	22mΩ, 8 SO, 20V
IRL3502S		6m $Ω$, D2PAK, 20V
MMSF3300		20mΩ, 8 SO, 30V
MMSF5N02H	Motorola	$30 \text{m}\Omega$, $8~\text{SO}$, 20V
MTB60N05H		14mΩ, D2PAK, 50V
FDS6670A		$10m\Omega$, 8SO, 30V
NDS8426A	Fairchild	13.5mΩ, 8 SO, 20V
FDB8030L		4.5mΩ, D2PAK, 30V

the maximum normal operating current. Typically, set the overload current at 1.2 to 1.5 times the nominal load current. The fast-comparator threshold is four times the slow-comparator threshold in normal operating mode. Choose the sense resistor power rating to be greater than (IOVERLOAD)² x VSC.TH.

Slow-Comparator Threshold, RLIM

The slow-comparator threshold voltage of the MAX5904/MAX5905 is fixed at 25mV and adjustable from 25mV to 100mV for the MAX5906–MAX5909.

The adjustable slow-comparator threshold of the MAX5906–MAX5909 allows designers to fine-tune the current-limit threshold for use with standard value sense resistors. Low slow-comparator thresholds allow for increased efficiency by reducing the power dissipated by the sense resistor. Furthermore, the low 25mV slow-comparator threshold is beneficial when operating with supply rails down to 1V because it allows a small percentage of the overall output voltage to be used for current sensing. The VariableSpeed/BiLevel fault protection feature offers inherent system immunity against load transients and noise. This allows the slow-comparator threshold to be set close to the maximum normal operating level without experiencing nuisance faults. Typically, set the overload current at 1.2 to 1.5

times the nominal load current. To adjust the slow-comparator threshold calculate R_{LIM} as follows:

$$R_{LIM} = \frac{V_{TH} - 25mV}{0.25\mu A}$$

where V_{TH} is the desired slow-comparator threshold voltage.

Setting the Startup Period, RTIM

The startup period (tsTART) of the MAX5904/MAX5905 is fixed at 9ms, and adjustable from 0.4ms to 50ms for the MAX5906–MAX5909. The adjustable startup period of the MAX5906–MAX5909 systems can be customized for MOSFET gate capacitance and board capacitance (CBOARD). The startup period is adjusted with the resistance connected from TIM to GND (RTIM). RTIM must be between $4k\Omega$ and $500k\Omega$. The MAX5906–MAX5909 startup period has a default value of 9ms when TIM is left floating. Calculate R_{TIM} with the following equation:

$$R_{TIM} = \frac{t_{START}}{128 \times 800pF}$$

where tSTART is the desired startup period.

There are two ways of completing the startup sequence. **Case A** describes a startup sequence that slowly turns on the MOSFETs by limiting the gate charge. **Case B** uses the current-limiting feature and turns on the MOSFETs as fast as possible while still preventing a high inrush current. The output voltage ramp-up time (ton) is determined by the longer of the two timings, case A and case B. Set the MAX5906–MAX5909 startup timer tstart to be longer than ton to guarantee enough time for the output voltage to settle.

Case A: Slow Turn-ON (without current limit)

There are two ways to turn on the MOSFETs without reaching the fast-comparator current limit:

If the board capacitance (CBOARD) is small, the inrush current is low.

Table 3. Component Manufacturers

COMPONENT	MANUFACTURER	PHONE	WEBSITE
Sense Resistors	Dale-Vishay	402-564-3131	www.vishay.com
	IRC	704-264-8861	www.irctt.com
MOSFETs	International Rectifier	310-233-3331	www.irf.com
	Fairchild	888-522-5372	www.fairchildsemi.com
	Motorola	602-244-3576	www.mot-sps.com/ppd

If the gate capacitance is high, the MOSFETs turn on slowly.

In both cases, the turn-on time is determined only by the charge required to enhance the MOSFET. The small gate-charging current of 100 μ A effectively limits the output voltage dV/dt. Connecting an external capacitor between GATE and GND extends turn-on time. The time required to charge/discharge a MOSFET is as follows:

$$t = \frac{C_{GATE} \times \Delta V_{GATE} + Q_{GATE}}{I_{GATE}}$$

where:

C_{GATE} is the external gate to ground capacitance (Figure 4)

 Δ VGATE is the change in gate voltage

QGATE is the MOSFET total gate charge

IGATE is the gate charging/discharging current

In this case, the inrush current depends on the MOSFET gate-to-drain capacitance (C_{rss}) plus any additional capacitance from gate to GND (C_{GATE}), and on any load current (I_{LOAD}) present during the startup period.

$$I_{INRUSH} = \frac{C_{BOARD}}{C_{rss} + C_{GATE}} \times I_{GATE} + I_{LOAD}$$

Example: Charging and Discharging times using the Fairchild FDB7030L MOSFET

If $V_{IN1} = 5V$ then GATE1 charges up to 10.4V ($V_{IN1} + V_{DRIVE}$), therefore $\Delta V_{GATE} = 10.4V$. The manufacturer's data sheet specifies that the FDB7030L has approximately 60nC of gate charge and $C_{rss} = 600pF$. The MAX5904–MAX5909 have a 100 μ A gate-charging current and a 100 μ A weak discharging current or 3mA strong discharging current.

 $C_{BOARD} = 6\mu F$ and the load does not draw any current during the startup period.




Figure 4. Operating with an External Gate Capacitor

With no gate capacitor the inrush current, charge, and discharge times are:

$$\begin{split} I_{INRUSH} &= \frac{6\mu F}{600pF+0} \times 100\mu A + 0 = 1A \\ t_{CHARGE} &= \frac{0 \times 10.4V + 60nC}{100\mu A} = 0.6ms \\ t_{DISCHARGE_SLOW} &= \frac{0 \times 10.4V + 60nC}{100\mu A} = 0.6ms \\ t_{DISCHARGE_FAST} &= \frac{0 \times 10.4V + 60nC}{3mA} = 0.02ms \end{split}$$

With a 22nF gate capacitor the inrush current, charge, and discharge times are:

$$\begin{split} I_{INRUSH} = & \frac{6\mu F}{600pF + 22nF} \times 100\mu A + 0 = 26.5mA \\ t_{CHARGE} = & \frac{22nF \times 10.4V + 60nC}{100\mu A} = 2.89ms \\ t_{DISCHARGE_SLOW} = & \frac{22nF \times 10.4V + 60nC}{100\mu A} = 2.89ms \\ t_{DISCHARGE_FAST} = & \frac{22nF \times 10.4V + 60nC}{3mA} = 0.096ms \end{split}$$




Figure 5. Power Sequencing: Channel 2 Turns On tDELAY After Channel 1

Case B: Fast Turn-On (with current limit)

In applications where the board capacitance (CBOARD) is high, the inrush current causes a voltage drop across RSENSE that exceeds the startup fast-comparator threshold. The fast comparator regulates the voltage across the sense resistor to VSU,TH. This effectively regulates the inrush current during startup. In this case, the current charging CBOARD can be considered constant and the turn-on time is:

$$t_{ON} = \frac{C_{BOARD} \times V_{IN} \times R_{SENSE}}{V_{SU,TH}}$$

The maximum inrush current in this case is:

$$I_{INRUSH} = \frac{V_{SU,TH}}{R_{SENSE}}$$

Figure 2 shows the waveforms and timing diagrams for a startup transient with current regulation. (See *Typical Operating Characteristics*.) When operating under this condition, an external gate capacitor is not required.

ON Comparator

The ON comparator controls the on/off function of the MAX5904–MAX5909. ON is the input to a precision

three-level voltage comparator that allows individual control over channel 1 and channel 2. Drive ON high (> 2.025V) to enable channel 1 and channel 2. Pull ON low (<0.4V) to disable both channels. To enable channel 1 only, V_{ON} must be between the channel 1 ON threshold (0.825V) and the channel 2 ON threshold (2.025V). The device can be turned off slowly, reducing inductive kickback, by forcing ON between 0.4V and 0.825V until the gates are discharged. The ON comparator is ideal for power sequencing (Figure 5).

Uncommitted Comparator

The MAX5906–MAX5909 feature an uncommitted comparator that increases system flexibility. This comparator can be used for voltage monitoring, or for generating a power-on reset signal for on-card microprocessors (Figure 6).

The uncommitted comparator output (OUTC) is open drain and is pulled low when the comparator input voltage (V_{INC+}) is below its threshold voltage (1.236V). OUTC is high impedance when V_{INC+} is greater than 1.236V.

Using the MAX5904-MAX5909 on the Backplane

Using the MAX5904–MAX5909 on the backplane allows multiple cards with different input capacitance to be inserted into the same slot even if the card does not have on-board hot-swap protection. The startup period can be triggered if IN is connected to ON through a trace on the card (Figure 7).

Input Transients

The voltage at IN1 or IN2 must be above the UVLO during inrush and fault conditions. When a short-circuit condition occurs on the board, the fast comparator trips causing the external MOSFET gates to be discharged at 3mA. The main system power supply must be able to sustain a temporary fault current, without dropping below the UVLO threshold of 2.4V, until the external MOSFET is completely off. If the main system power supply collapses below UVLO, the MAX5904–MAX5909 will force the device to restart once the supply has recovered. The MOSFET is turned off in a very short time resulting in a high di/dt. The backplane delivering the power to the external card must have low inductance to minimize voltage transients caused by this high di/dt.

MOSFET Thermal Considerations

During normal operation, the external MOSFETs dissipate little power. The MOSFET RDS(ON) is low when the MOSFET is fully enhanced. The power dissipated in normal operation is $PD = ILOAD^2 \times RDS(ON)$. The most

power dissipation occurs during the turn-on and turn-off transients when the MOSFETs are in their linear regions. Take into consideration the worst-case scenario of a continuous short-circuit fault, consider these two cases:

- 1) The single turn-on with the device latched after a fault (MAX5905/MAX5907/MAX5909)
- 2) The continuous automatic retry after a fault (MAX5904/MAX5906/MAX5908)

MOSFET manufacturers typically include the package thermal resistance from junction to ambient (R $_{ ext{BJA}}$) and thermal resistance from junction to case (R $_{ ext{BJC}}$) which determine the startup time and the retry duty cycle (d = tstart / tretry). Calculate the required transient thermal resistance with the following equation:

$$Z_{\theta JA(MAX)} \le \frac{T_{JMAX} - T_{A}}{V_{IN} \times I_{START}}$$

where ISTART = VSU,TH / RSENSE

Layout Considerations

To take full tracking advantage of the switch response time to an output fault condition, it is important to keep all traces as short as possible and to maximize the high-current trace dimensions to reduce the effect of undesirable parasitic inductance. Place the MAX5904–MAX5909 close to the card's connector. Use a ground plane to minimize impedance and inductance. Minimize the current-sense resistor trace length (<10mm), and ensure accurate current sensing with Kelvin connections (Figure 8).

When the output is short circuited, the voltage drop across the external MOSFET becomes large. Hence, the power dissipation across the switch increases, as does the die temperature. An efficient way to achieve good power dissipation on a surface-mount package is to lay out two copper pads directly under the MOSFET package on both sides of the board. Connect the two pads to the ground plane through vias, and use enlarged copper mounting pads on the top side of the board. See MAX5908 EV Kit.

Chip Information

TRANSISTOR COUNT: 3230

PROCESS: BiCMOS

_ /N/IXI/N

Selector Guide

PART	OUTPUT UNDERVOLTAGE/OVERVOLTAGE PROTECTION/MONITOR	FAULT MANAGEMENT	
MAX5904ESA	_	Auto-Retry	
MAX5905ESA	_	Latched	
MAX5906EEE	Protection	Auto-Retry	
MAX5907EEE	Protection	Latched	
MAX5908EEE	Monitor	Auto-Retry	
MAX5909EEE	Monitor	Latched	




Figure 6. Power-On Reset




Figure 8. Kelvin Connection for the Current-Sense Resistors







Figure 7. Using the MAX5904-MAX5909 on a Backplane

Pin Configurations (continued)




Typical Operating Circuits





Package Information



	INCHES		MILLIM	IETERS
	MIN	MAX	MIN	MAX
А	0.053	0.069	1.35	1.75
A1	0.004	0.010	0.10	0.25
В	0.014	0.019	0.35	0.49
С	0.007	0.010	0.19	0.25
9	0.0)50	1.7	27
E	0.150	0.157	3.80	4.00
Н	0.228	0.244	5.80	6.20
h	0.010	0.020	0.25	0.50
L	0.016	0.050	0.40	1.27

	INCHES		MILLIMETERS			
	MIN	MAX	MIN	MAX	Ν	MS012
\square	0.189	0.197	4.80	5.00	8	Α
D	0.337	0.344	8.55	8.75	14	В
D	0.386	0.394	9,80	10.00	16	С

NOTES:

- 1. D&E DO NOT INCLUDE MOLD FLASH
- 2. MOLD FLASH OR PROTRUSIONS NOT
- TO EXCEED .15mm (.006")

 3. LEADS TO BE COPLANAR WITHIN .102mm (.004")
- 4. CONTROLLING DIMENSION: MILLIMETER
- 5. MEETS JEDEC MS012-XX AS SHOWN IN ABOVE TABLE
- 6. N = NUMBER OF PINS




∥PACKAGE FAMILY DUTLINE: SDIC .150″



21-0041 A

Package Information (continued)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.